Microelectronics Engineering Group

Microelectronics Engineering Group

 Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Sun 22-Dec-24 . 02:36



Web Map


Location

News

Santander Info
GIM>Research>Publication
   PUBLICATION
 
   Full record
Title:VHDL synthesis description portability: The need for Level-x synthesis subsets
Type:International Paper
Where:Journal of System Architecture 42, North-Holland, pp 105-116
Date:1996-01
Authors: M. Selz
W. Ecker
Eugenio Villar
R&D Lines: Design and verification of electronic systems for communications
Projects:
ISBN:1383-7621
PDF File:
Abstract:
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster