Ficha completa |
Título: | Optimizations in the Verification Technique of Automatic Assertion Checking with Non-linear Solver |
Tipo: | Publicacion en Proceedings o Actas internacionales |
Lugar: | XXI Conference on Design of Circuits and Integrated Systems |
Fecha: | 2006-11 |
Autores: |
Iñigo Ugarte
Pablo Pedro Sánchez
|
Líneas: |
|
Proyectos: |
|
ISBN: | |
Fichero: | ver fichero
|
Resumen: | This paper presents some optimizations of a verification technique based on non-linear solvers. The optimized solver is able to automatically check assertions in behavioral descriptions of hardware systems. These descriptions are modeled with a set of integer polynomial inequalities. The techniques have been evaluated with real electronic systems, such as Viterbi decoders or vocoder digital filters. |