Mapa Web
Localización
Noticias
Info Santander
Gestión BD
|
| GIM>Investigación>Publicación |
| PUBLICACION |
| |
| Ficha completa |
| Título: | Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE |
| Tipo: | Comunicaciones a congresos internacionales |
| Lugar: | Tutorial SD1: "High-Level Specifications to Cope With Design Complexity" in ASP-DAC 2014, Singapore
|
| Fecha: | 2014-01 |
| Autores: |
Eugenio Villar
Alejandro Nicolás
Pablo Peñil
Héctor Posadas
|
| Líneas: |
Diseño y verificación de sistemas embebidos HW/SW
|
| Proyectos: |
FP7 288307 PHARAON
|
| ISBN: | |
| Fichero: | ver fichero
|
| Resumen: | Design abstractions are key to deal with design complexity of high-performance computer system, mobile embedded system, and real-time automobile system. In Electronic System Level (ESL) design we have enjoyed abstractions above the Register Transfer Level (RTL) up to Transaction Level Modeling (TLM). Much research work starts with a behavioral specification of the system functionality captured in a System-Level Description Language (SLDL) and then focuses on identifying heterogeneous allocation, mapping and scheduling. Crucial aspects already locked down include algorithm quality, parallelization potential (task-, data-, and instruction-level parallelism), demands on local data storage, and amount of traffic. Therefore a sufficiently flexible, parallelism exposing specification is paramount to enable meaningful design space evaluation.
The tutorial highlights opportunities and methods to describe, simulate and automatically generate the SW stacks on heterogeneous platforms using UML/MARTE.
Web Page
|
|
|
