Mapa Web
Localización
Noticias
Info Santander
Gestión BD
|
| GIM>Investigación>Publicaciones |
| PUBLICACIONES en las que participa: "Pablo Pedro Sánchez" ordenadas por fecha |
| |
| 2021 |
 |
V. Fernández, Carlos Abad, Angel Alvarez, I. Ugarte, P. Sánchez
"Pre-silicon FEC decoding verification on SoC FPGAs"
IEEE Communications Letters. 2021-01 |
 |
|
|
| 2019 |
 |
Angel Alvarez, I. Ugarte, V. Fernández, P. Sánchez
"Design Space Exploration in Heterogeneous Platforms Using OpenMP"
DCIS 2019. 2019-11 |
|
 |
|
 |
Angel Alvarez, I. Ugarte, V. Fernández, P. Sánchez
"OpenMP Dynamic Device Offloading in Heterogeneous Platforms"
Fan X., de Supinski B., Sinnen O., Giacaman N. (eds) OpenMP: Conquering the Full Hardware Spectrum. IWOMP 2019. Lecture Notes in Computer Science, vol 11718. Springer, Cham. https://doi.org/10.1007/978-3-030-28596-8_8. 2019-08 |
|
|
|
| 2018 |
|
Á. Díaz, E. Villar, P. Sánchez
"Integrated Framework for Reusable Multi-Level Embedded System Verification"
Work-in-Progress Session, DAC, San Francisco. 2018-06 |
|
|
|
| 2017 |
|
Á. Díaz, H. Posadas, P. Peñil, P. Sánchez
"High-level Design of Wireless Sensor Networks for Performance Optimization under Security Hazards"
ACM Transactions on Sensor Networks (TOSN). 2017-09 |
|
|
|
|
P. González, P. Sánchez
"Towards a Verification Flow Across Abstraction Levels: Verifying Implementations Against Their Formal Specification"
TCAD. 2017-03 |
|
|
|
| 2016 |
|
Á. Díaz, P. Sánchez
"Simulation of Attacks for Security in Wireless Sensor Network"
Sensors 2016, 16(11), 1932; doi: 10.3390/s16111932. 2016-11 |
|
|
|
|
Á. Díaz, A. Nicolás, I. Ugarte, P. Sánchez
"Designing embedded HW/SW systems with OpenMP"
FDL Forum on specification & Design Languages
September 12-14, 2016
Bremen, Germany. 2016-09 |
|
|
|
|
Á. Díaz, P. Sánchez
"Security Estimation in Wireless Sensor Network Simulator"
Journal at Circuits, Systems, and Computers (JCSC). 2016-07 |
|
|
|
|
P. González, Á. Díaz, P. Sánchez
"Discovering and Validating Concurrency Specification from Test Executions"
International Workshop on Validating Software Tests Osaka. 2016-03 |
|
|
|
|
David de la Fuente, P. Peñil, Jesús Barba, H. Posadas, Juan Carlos Lopez, P. Sánchez
"SYNTHESIS OF SIMULATION AND IMPLEMENTATION CODE FOR OPENMAX
MULTIMEDIA HETEROGENEOUS SYSTEMS FROM UML/MARTE MODELS"
Multimedia Tools & Applications. 2016-03 |
|
|
|
|
P. Sánchez, P. González, Ralf Huuck
"An Approach to Static-Dynamic Software Analysis"
Formal Techniques for Safety-Critical Systems.
Revised Selected Papers of FTSCS 2015.
Volume 596 of the series Communications in Computer and Information Science pp 225-240. Springer. 2016-01 |
|
|
|
| 2015 |
 |
E. Villar, P. Martínez, F. Alcalá, P. Sánchez, V. Fernández
"Método y sistema de localización espacial mediante marcadores luminosos para cualquier ambiente"
Oficina Española de Patentes y Marcas, OEPM. 2015-11 |
|
|
|
|
A. Quevedo, G. Callico, S. López, R. Sarmiento, A. Nicolás, P. Sánchez, E. Villar
"System Level Methodology based on VIPPE applied to the implementation of a Scalable Video Decoder on the ZynQ platform"
Conference on Design of Circuits and Integrated Systems, DCIS 2015. doi: 10.1109/DCIS.2015.7388604. 2015-11 |
|
|
|
|
P. González, P. Sánchez
"An Approach to Static-Dynamic Software Analysis"
Proceedings of the 17th International Conference on Formal Engineering Methods. 2015-10 |
|
|
|
|
P. Peñil, P. Sánchez, David de La Fuente, Jesús Barba, Juan Carlos López, Xerach Peña
"Building a Dynamically Reconfigurable System Through a High-Level Development Flow"
Forum on specification & Design
Languages (FDL 2015). 2015-09 |
|
|
|
|
D. Fuente, J. Barba, J. C. López, J. Caba, P. Peñil, P. Sánchez
"Building a dynamically reconfigurable system through a high-level development flow"
Lecture Notes in Electrical Engineering
Volume 385, 2016, Pages 51-73
Forum on specification and Design Languages, FDL 2015; Barcelona
DOI: 10.1007/978-3-319-31723-6_3. 2015-09 |
|
|
|
|
A. Nicolás, P. Sánchez
"Parallel native-simulation for multi-processing embedded systems"
18th Euromicro Conference on Digital System Design, DSD 2015. 2015-08 |
|
|
|
|
P. González, P. Sánchez
"Framework for embedded system verification"
Proceedings of 21st International Conference on Tools and Algorithms for the construction and Analysis of Systems (TACAS 2015). 2015-04 |
|
|
|
|
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE: Parallel simulation and performance analysis of complex embedded systems"
HiPPES4CogApp: High Performance, Predictable Embedded Systems for Cognitive Application. 2015-01 |
|
|
|
| 2014 |
 |
Javier González Bayón, P. Sánchez, Javier Barreda
"Efficient Implementation of Pattern Matching
Recognition in Heterogeneus Architectures"
XXIX Conference on Design of Circuits and Integrated Systems, DCIS 2014. 2014-11 |
|
|
|
|
Á. Díaz, J. González, P. Sánchez
"Wireless Sensor Networks: Virtual Platform for Performance Analysis and Attack Simulation"
Springer International Publishing Switzerland 2015 B. Candaele et al. (eds.), Trusted Computing for Embedded Systems, DOI 10.1007/978-1-4939-1770-9__12. 2014-11 |
|
|
|
|
Á. Díaz, J. González, P. Sánchez
"Low power Wireless Sensor Networks: Secure applications and remote distribution of FW updates with key management on WSN"
Springer International Publishing Switzerland 2015 B. Candaele et al. (eds.), Trusted Computing for Embedded Systems, DOI 10.1007/978-1-4939-1770-9__12. 2014-11 |
|
|
|
|
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE, parallel simulation and performance analysis of multi-core embedded systems on multi-core platforms"
XXIX Conference on Design of Circuits and Integrated Systems, DCIS 2014. 2014-11 |
|
|
|
|
P. González, Á. Díaz, L. Diaz, P. Sánchez
"Profiling and optimizations for Embedded Systems"
ACM-IEEE MEMOCODE14. 2014-10 |
|
|
|
|
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE: Native simulation and performance analysis framework for multi-processing embedded systems"
Proceedings of the JCE-Sarteco 2014. 2014-09 |
|
|
|
|
L. Diaz, P. Sánchez
"Host-compiled Parallel Simulation of Many-core Embedded Systems"
San Francisco, DAC2014. 2014-06 |
|
|
|
|
P. Peñil, L. Diaz, P. Sánchez
"Sytem-level design framework for many-core architectures
"
Workshop 3PMCES 2014. 2014-03 |
|
|
|
| 2013 |
|
David de La Fuente, Jesús Barba, P. Peñil, P. Sánchez, Julio Daniel Dondo, María José Santofimia
"Easy Modeling and Fast Exploration of Multimedia Heterogeneous Applications with UML/MARTE."
DCIS.. 2013-11 |
|
|
|
|
P. Peñil, P. Sánchez, D. de la Fuente, J. Barba, J.C. López
"UML/MARTE methodology for automatic SystemC code generation of OPENMAX multimedia applications
"
Euromicro Conference on Digital System Design, DSD 2013, IEEE. 2013-09 |
|
|
|
|
Á. Díaz, J. González, P. Sánchez
"Security of Low Power Wireless Sensor Meshed Network"
TRUDEVICE 2013. 2013-05 |
|
|
|
|
Á. Díaz, J. González, P. Sánchez, P. González
"Virtual platform for power and security analysis of wireless sensor network"
SPIE 2013. 2013-04 |
|
|
|
|
Á. Díaz, P. Sánchez, J. Sancho, J. Rico
"Wireless Sensor Network Simulation for Security and Performance Analysis"
DATE 2013. 2013-03 |
|
|
|
|
P. González, J. González, P. Sánchez
"OpenMP performance analysis for many-core platforms with non-uniform memory access"
IJCSI Volume 10, Issue 2. 2013-03 |
|
|
|
|
F. Herrera, H. Posadas, P. Peñil, E. Villar, P. Sánchez, P. González, F. Ferrero (GMV), R. Valencia (GMV)
"A MDD Methodology for the Specification and Performance Estimation of Embedded Systems"
Tutorial B: Advanced Techniques for Power-Aware System-Level Prototyping, DATE'13. 2013-03 |
|
|
|
|
Á. Díaz, P. Sánchez
"MÉTODO Y DISPOSITIVO PARA LA ACTUALIZACIÓN DE DATOS EN DISPOSITIVOS ELECTRÓNICOS P201301076"
OFICINA ESPAÑOLA DE PATENTES Y MARCAS
Paseo de la Castellana, 75 - 28071 Madrid (España). 2013-03 |
|
|
|
|
P. González, J. González, P. Sánchez
"An OpenMP-based framework for performance analysis of many-core platforms with non-uniform memory access"
High Performance Energy Efficient Embedded Systems (HIP3ES)-2013. 2013-01 |
|
|
|
| 2012 |
|
Á. Díaz, P. Sánchez, J. Sancho, J. Rico
"Simulation of attacks in Wireless Sensor Network"
DCIS 2012. 2012-11 |
|
|
|
|
P. González, P. Sánchez, J. González
"A virtual Platform for performance estimation of OpenMP Programs"
DCIS 2012. 2012-11 |
|
|
|
|
P. González, J. González, P. Sánchez
"An approach for algorithm parallelization oriented to a many-core implementation"
ISPA 2012. 2012-11 |
|
|
|
|
P. González, J. González, P. Sánchez
"A virtual platform for performance estimation of many-core implementations"
DSD 2012. 2012-11 |
|
|
|
|
Á. Díaz, P. Peñil, P. Sánchez, J. Sancho, J. Rico
"Modeling and Simulation of Secure Wireless Sensor networks"
Proceedings of the 2012 Forum on Specification and Design Languages, FDL'2012, IEEE. 2012-09 |
|
|
|
|
Á. Díaz, R. Diego, P. Sánchez
"Virtual Platform for Wireless Sensor Network"
DSD Euromicro 2012. 2012-09 |
|
|
|
 |
Á. Díaz, P. Sánchez
"Design space exploration of trusted computing platforms for supporting run-time data and task management"
Deliverable D4.3a of the TOISE project. 2012-06 |
|
|
|
|
Á. Díaz, P. Sánchez
"TOISE Demostrators specifications and architecture report"
Deliverable D2.4 of the TOISE project. 2012-06 |
|
|
|
|
I. Ugarte, P. Sánchez, V. Fernández
"Motivation of students in the learning of digital electronics through the double integration: Remote/presential work and theoretical/laboratory classes "
Proceedings - 2012 Technologies Applied to Electronics Teaching (TAEE 2012). 2012-06 |
|
|
|
|
Á. Díaz, P. Sánchez
"TOISE intermediate report on Hardware/Software architecture"
Deliverable D2.2a of the TOISE project. 2012-03 |
|
|
|
| 2011 |
|
P. González, P. Sánchez, J. González
"Hardware Performance Estimation by Dynamic Scheduling"
Proceedings FDL. 2011-12 |
|
|
|
|
P. González, J. González, P. Sánchez
"Hardware Performance estimation by Dynamic Scheduling II"
Proceedings DCIS2011. 2011-12 |
|
|
|
|
Á. Díaz, P. Sánchez
"TOISE use case requirements"
Deliverable D2.1 of the TOISE project.. 2011-12 |
|
|
|
|
P. Sánchez, Á. Díaz
"List of requirements for firmware and trusted operating environment"
Deliverable D4.1 of the TOISE project. 2011-12 |
|
|
|
|
P. González, P. Sánchez
"An approach for modelling parallelization in the P2012"
P2012 Developers Conference. Grenoble.. 2011-12 |
|
|
|
|
D. Calvo, J. Pérez, P. González, R. Diego, Á. Díaz, P. Sánchez
"Design, modeling and development of an efficient comunication infrastructure for networking applications"
XXVI Conference on Design of Circuits and Integrated Systems, DCIS'11. 2011-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Automatic vector generation guided by a functional metric"
SPIE Microtechnologies. 2011-04 |
|
|
|
|
D. Calvo, P. González, H. Posadas, P. Sánchez, E. Villar, Andrea Acquaviva, Enrico Macii, Claudio Parrella, Mateo Giaconia
"SCoPE: SystemC Cosimulation and Performance Estimation. Application to Power and Thermal-Aware Design"
University Booth, DATE 11, Grenoble. 2011-03 |
|
|
|
|
D. Calvo, P. Botella, H. Posadas, P. Sánchez, E. Villar
"Automatic Generation of HdS System Model for System Simulation using IP-XACT"
Workshop W7: Hardware Dependent Software Solutions for SoC Design, DATE 2011. 2011-03 |
|
|
|
|
D. Calvo, P. González, L. Diaz, H. Posadas, P. Sánchez, E. Villar, Andrea Acquaviva, Enrico Macii
"A Multi-Processing Systems-on-Chip Native Simulation Framework for Power and Thermal-Aware Design"
ASP Journal on Low-Power Electronics (JOLPE): Special Issue on Low Power Design and Verification Techniques
. 2011-02 |
|
|
|
| 2010 |
|
Kai Hylla (OFFIS), Saif A. Butt (CV), F. Herrera, S. Real, P. González, P. Sánchez
"Preliminary report on Custom Hardware Estimation and Model Generation
"
Deliverable D2.4.1 of the COMPLEX project. 2010-12 |
|
|
|
|
P. González, P. Sánchez, L. Diaz
"Embedded software execution time estimation at different abstraction levels"
XXV Conference on Design of Circuits and Integrated Systems, DCIS'10. 2010-11 |
|
|
|
|
P. Botella, P. Sánchez, H. Posadas
"Automatic Generation of SystemC SMP Models for HW/SW Co-Simulation"
XXV Conference on Design of Circuits and Integrated Systems, DCIS'10. 2010-11 |
|
|
|
|
J. Pérez, P. Sánchez
"Real-Time Voxel-Based Visual Hull Reconstruction"
XXV Conference on Design of Circuits and Integrated Systems, DCIS'10. 2010-11 |
|
|
|
|
J. Pérez, V. Fernández, P. Sánchez
"Optimizing Data-Flow Graphs with Min/Max, Adding and Relational Operations"
Design Automation and Test in Europe 2010, DATE'10. 2010-03 |
|
|
|
|
J. Pérez, P. Sánchez
"Belief propagation for high-definition real-time stereo matching systems"
3D Image Processing (3DIP) and Applications (IS&T/SPIE Electronic Imaging), California, USA. 2010-01 |
|
|
|
| 2009 |
|
J. Pérez, P. Sánchez
"Memory efficient belief propagation for high-definition real-time stereo matching systems"
IEEE International Conference in Electronics Circuits and Systems, Medina, Tunisia. 2009-12 |
|
|
|
|
J. Pérez, P. Sánchez, M. Martínez (DS2)
"High definition Belief-Propagation based stereo matching FPGA architecture"
XXIV Conference on Design of Circuits and Integrated Systems (DCIS2009), Zaragoza, Spain. 2009-11 |
|
|
|
|
P. Garralda, J. Pérez, P. Sánchez, M. Martínez (DS2)
"Hardware-aware algorithmic improvements of voxel-based Visual Hull reconstruction"
XXIV Conference on Design of Circuits and Integrated Systems (DCIS2009), Zaragoza, Spain. 2009-11 |
|
|
|
|
C. Fernández, J. Pérez, P. Sánchez, M. Martínez (DS2)
"Co-Design Methodology for Real-Time and High-Definition 3D reconstruction algorithms"
XXIV Conference on Design of Circuits and Integrated Systems (DCIS2009), Zaragoza, Spain. . 2009-11 |
|
|
|
|
J. Pérez, P. Sánchez
"Real-Time Stereo Matching using memory-efficient Belief Propagation for High-definition 3D tele-presence systems"
Iberoamerican Congress on Pattern Recognition (CIARP-2009). Guadalajara, Mexico. 2009-11 |
|
|
|
|
J. Pérez, P. Sánchez
"High memory throughput FPGA architecture for High-Definition Belief-Propagation Stereo Matching"
IEEE International Conference on Signals, Circuits and Systems (SCS), Djerba, Tunisia. 2009-11 |
|
|
|
| 2008 |
|
J. Pérez, P. Sánchez, E. de las Heras
"Low-Cost Real Time Scalable Hardware Platform For Capturing And Calibrating Video"
Orlando, Florida. 2008-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Optimized Coverage-directed Random Simulation"
IEEE International High Level Design Validation and Test. 2008-11 |
|
|
|
|
J. Barreda, P. Sánchez, Jorge Ocón
"Integration of Domain-Specific Models into a MDA Framework for
Time-Critical Embedded Systems"
Sixth Workshop on Intelligent Solutions in Embedded Systems WISES 08. 2008-07 |
|
|
|
| 2007 |
|
I. Ugarte, P. Sánchez
"Providing a Formal Meaning to Coverage Metrics
"
XXII Conference on Design of Circuits and Integrated Systems. 2007-11 |
|
|
|
|
J. Castillo, H. Posadas, D. Quijano, P. Sánchez, E. Villar
"HdS modeling library"
DS2-T3.4-Q2/07 Deliverable of the Medea+ 2A708 LoMoSa+ Project. 2007-06 |
|
|
|
|
I. Ugarte, P. Sánchez
"Analysis of Random Testbench for Data-Dominated Hardware Descriptions"
XII IEEE European Test Symposium. 2007-05 |
|
|
|
| 2006 |
|
I. Ugarte, P. Sánchez
"Optimizations in the Verification Technique of Automatic Assertion Checking with Non-linear Solver"
XXI Conference on Design of Circuits and Integrated Systems. 2006-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Assertion-based Verification of Behavioral Descriptions with Non-linear Solver"
IEEE International High Level Design Validation and Test. 2006-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Assertion Checking of Control Dominated Systems with Nonlinear Solvers"
IEEE International Conference on Formal Methods and Models for Co-Design. 2006-07 |
|
|
|
|
D. Quijano, H. Posadas, P. Sánchez, E. Villar, Marcos Martínez (DS2)
"Specification of HdS modeling methodology"
DS2-T3.4-Q2/06 Deliverable of the Medea+ 2A708 LoMoSa+ Project. 2006-06 |
|
|
|
|
H. Posadas, J. Adámez, P. Sánchez, E. Villar, Francisco Blasco (DS2)
"POSIX modeling in SystemC"
proc. of the 11th Asia and South Pacific Design Automation Conference, ASP-DAC'06, IEEE. 2006-01 |
|
|
|
| 2005 |
|
I. Ugarte, P. Sánchez
"Verification of Embedded Systems Based on Interval Analysis"
International Journal of Parallel Programming, Vol. 33, No. 6,. 2005-12 |
|
|
|
|
I. Ugarte, P. Sánchez
"Use of Non-linear Solver to Check Assertions of Behavioral Descriptions"
XX Conference on Design of Circuits and Integrated Systems (DCIS2005). Lisboa(P). 2005-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Formal Meaning of Coverage Metrics in Simulation-based Hardware Design Verification"
IEEE International High-Level Design Validation and Test Workshop
California. 2005-11 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"Heterogeneous system-level specification in SystemC"
"Advances in Design and Specification Languages for SoC", P. Boulet (Ed.), CHDL Series, Springer. 2005-10 |
|
|
|
|
I. Ugarte, P. Sánchez
"Assertion Checking of Behavioral Descriptions with Non-linear Solver"
IEEE International Conference on Computer Design. 2005-10 |
|
|
|
|
I. Ugarte, P. Sánchez
"Polynomial model-based evaluation of the branch
coverage metric for functional verification of hardware systems"
ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE'05).
Italy. 2005-07 |
|
|
|
|
I. Ugarte, P. Sánchez
"Theoretical fundamentals of functional verification based on random test benches"
IEEE European Test Symposium ETS'05
Estonia. 2005-05 |
|
|
|
| 2004 |
|
H. Posadas, F. Herrera, V. Fernández, P. Sánchez, E. Villar, F. Blasco
"Single Source Design Environment for Embedded Systems Based on SystemC"
Design Automation for Embedded Systems, V.9, N.4, Springer, pp.293-312. 2004-12 |
|
|
|
|
I. Ugarte, P. Sánchez
"Assertion Checking of Cyclic Behavioral Descriptions"
XIX Conference on Design of Circuits and Integrated Systems DCIS'04
France. 2004-11 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"Heterogeneous system-level specification in SystemC"
Proceedings of the Forum on Design Languages (FDL’04), Lille, ECSI. 2004-09 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"Modeling and design of CSP, KPN and SR systems in SystemC"
"Languages for System Specification", C. Grimm (Ed.), CHDL Series, Kluwer Academic Publisher. 2004-06 |
|
|
|
|
I. Ugarte, P. Sánchez
"Path-oriented Assertion Checking of Cyclic Behavioral Descriptions"
Formal Methods and Models for Co-Design MEMOCODE'04
California. 2004-06 |
|
|
|
|
M. Bolado, H. Posadas, Javier Castillo, Pablo Huerta, P. Sánchez, Carlos Sánchez, Häkan Fouren, Francisco Blasco
"Platform based on open-source cores for industrial applications"
Proc. of DATE'04, IEEE CS Press. 2004-02 |
|
|
|
|
H. Posadas, F. Herrera, P. Sánchez, E. Villar, F. Blasco
"System-Level Performance Analysis in SystemC"
proc. of DATE'04, IEEE CS Press. 2004-02 |
|
|
|
| 2003 |
|
M. Bolado, J. Castillo, P. Huerta, H. Posadas, P. Sánchez
"Implementation of a microprocessor core"
DS2-WP5-Q4/03 Deliverable of the Medea+ A511 TOOLIP Project. 2003-12 |
|
|
|
|
J. Pérez, P. Sánchez, V. Fernández
"FGPA Implementation of a MAP Decoder for DVB-S Satellite Reception"
XVIII Conference on Design of Circuits and Integrated Systems (DCIS2003). Ciudad Real. 2003-11 |
|
|
|
|
E. Villar, P. Sánchez, F. Blasco, M. Radetzki, A. Vörg, Y. Wenhao
"Reusability of Microprocessor cores"
proc. of the MEDEA+ Design Automation Conference, Stuttgart. 2003-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Functional Vector Generation for Assertion-Based Verification at Behavioral Level Using Interval Analysis"
IEEE International High Level Design Validation and Test Workshop HLDVT’03, San Francisco, CA. 2003-11 |
|
|
|
|
M. Bolado, J. Castillo, H. Posadas, P. Sánchez, E. Villar, C. Sanchez, F. Blasco, H. Fouren
"Using Open Source Cores in Real Applications"
XVIII Conference on Design of Circuits and Integrated Systems (DCIS2003). Ciudad Real (Spain). 2003-11 |
|
|
|
|
I. Ugarte, P. Sánchez
"Using Modified Interval Analysis in System Verification"
XVIII Conference on Design of Circuits and Integrated Circuits DCIS'03
Ciudad Real. 2003-11 |
|
|
|
|
M. Bolado, J. Castillo, P. Huerta, H. Posadas, P. Sánchez
"Executable specification of a microprocessor core"
UC-T2.1-Q3/03 Deliverable of the Medea+ A511 TOOLIP Project. 2003-09 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"Modeling and design of CSP, KPN and SR systems in SystemC"
Proceedings of the Forum on Design Languages FDL'03, Frankfurt, ECSI. 2003-09 |
|
|
|
|
I. Ugarte, P. Sánchez
"System Verification Based on Modified Interval Analysis"
European test Workshop, ETW’03. 2003-05 |
|
|
|
|
F. Herrera, H. Posadas, P. Sánchez, E. Villar
"Systematic Embedded Software Generation from SystemC"
proc. of DATE'03, IEEE CS Press. 2003-02 |
|
|
|
|
F. Herrera, V. Fernández, P. Sánchez, E. Villar
"Embedded Software Generation from SystemC for Platform Based Design"
"SystemC Methodologies and Applications", Kluwer Academic Publishers. 2003-01 |
|
|
|
|
F. Herrera, H. Posadas, P. Sánchez, E. Villar
"Systematic Embedded software generation from SystemC"
"Embedded Software for SoC", Kluwer Academic Publishers. 2003-01 |
|
|
|
| 2002 |
|
M. Bolado, J. Castillo, C. Sánchez, H. Posadas, P. Sánchez
"Functional specification of a microprocessor core"
UC-T2.1-Q4/02 Deliverable of the Medea+ A511 TOOLIP Project. 2002-12 |
|
|
|
|
H. Posadas, F. Herrera, P. Sánchez, E. Villar
"Library for microprocessor core analysis"
UC-T1.3-Q4/02 Deliverable of the Medea+ A511 TOOLIP Project. 2002-12 |
|
|
|
|
J. Pérez, P. Sánchez
"FPGA implementation of DVB-RCS turbo coder and decoder"
Proceedings of the XVII Design of Circuits and Integrated Systems Conference, Servicio de Publicaciones de la Universidad de Cantabria. 2002-11 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"HW/SW interface implementation from SystemC for platform-based design"
Forum on Design Languages FDL'02, ECSI. 2002-10 |
|
|
|
|
E. Villar, P. Sánchez, H. Posadas
"System-level reusability of microprocessor cores in a SystemC specification environment"
MEDEA+ Design Automation Conference. 2002-09 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"Comparative study for the selection of the processor core for SystemC specification"
UC/ToolIP/IR/01 Internal Report of the Medea+ A511 TOOLIP Project. 2002-06 |
|
|
|
|
F. Herrera, P. Sánchez, E. Villar
"First draft of the library for microprocessor core analysis"
UC/ToolIP/IR/02 Internal Report of the Medea+ A511 TOOLIP Project. 2002-06 |
|
|
|
|
I. Ugarte, P. Sánchez, E. Villar
"Metodología de Verificación y diseño para testabilidad digital"
Documento Entregable R3 del proyecto FEDER 1FD97-0791. 2002-03 |
|
|
|
|
V. Fernández, F. Herrera, P. Sánchez, E. Villar
"Conclusiones: Metodología industrial de diseño de sistemas embebidos HW/SW"
Documento Entregable DF del proyecto FEDER 1FD97-0791. 2002-02 |
|
|
|
| 2001 |
|
B. Ruíz, P. Sánchez
"FPGA implementation of a MIPS processor"
XVI Design of Circuits and Integrated Systems Conference, Porto. 2001-11 |
|
|
|
|
P. Sánchez
"Embedded Software and RTOS"
"Design of HW/SW Embedded Systems", Edited by E. Villar, Servicio de Publicaciones de la Universidad de Cantabria. 2001-07 |
|
|
|
| 2000 |
|
F. Herrera, V. Fernández, R. Rodríguez, P. Sánchez, E. Villar
"Especificación del demostrador industrial"
Documento Entregable R2-C1 del proyecto FEDER 1FD97-0791. 2000-10 |
|
|
|
|
S. Dey, D. Panigrahi, L. Chen, C. N. Taylor, K. Sekar, P. Sánchez
"Using a Soft Core in a SOC Design: Experiences with picoJava"
IEEE Design & Test of Computers. Pág. 60-71. 2000-07 |
|
|
|
|
L. Chen, S. Dey, P. Sánchez, K. Sekar, Y.H. Chen
"Embedded Hardware and Software Self-Testing Methodologies for Processor Cores"
37th Design Automation Conference, Los Angeles, California. 2000-06 |
|
|
|
| 1999 |
|
P. Sánchez, S. Dey
"Simulation-based system-level verification using polynomials"
IEEE International High Level Design Validation and Test Workshop HLDVT’99, San Diego, CA. 1999-11 |
|
|
|
| 1998 |
|
V. Fernández, P. Sánchez
"A Novel Approach To High-Level Test Synthesis Based On Controller Redefinition"
Proceedings of the European Test Workshop. Sitges, Spain. 1998-05 |
|
|
|
|
E. Villar, P. Sánchez
"Síntesis"
VHDL: Lenguaje estándar de diseño electrónico
McGraw-Hill. 1998-01 |
|
|
|
|
V. Fernández, P. Sánchez
"Advanced Techniques for EMBEDDED SYSTEMS DESIGN & TEST, Capítulo 9, TEST SYNTHESIS OF DIGITAL SYSTEMS. "
Kluwer Academic Publishers. 1998-01 |
|
|
|
| 1997 |
|
A. López, M. Veiga, P. Sánchez, E. Villar
"ADA embedded system specification"
XII Design of Circuits and Integrated Systems Conference DCIS'97, Sevilla. 1997-11 |
|
|
|
|
V. Fernández, P. Sánchez
"High-Level Test Synthesis based on controller redefinition"
IEE Electronics Letters, Vol. 33, No. 19, pp. 1596-1597. 1997-09 |
|
|
|
| 1996 |
|
J. L. Barreda, P. Sánchez
"Current fault modeling in VITAL"
XI Conference Design of Integrated Circuits and Systems (DCIS´96). Sitges (Barcelona).. 1996-11 |
|
|
|
|
V. Fernández, P. Sánchez
"Test Points Insertion For High-Level Test Synthesis"
Proceedings of the 4th Belsign Workshop. Santander, Spain. 1996-10 |
|
|
|
|
J. L. Barreda, P. Sánchez
"Current modeling in VITAL"
ATW Workshop. 1996-06 |
|
|
|
|
I. Hidalgo, P. Sánchez
"System Level Fault Simulation"
BELSIGN Workshop. Corcega. 1996-04 |
|
|
|
|
V. Fernández, P. Sánchez
"Partial Scan High-Level Synthesis"
European Design & Test Conference. Paris, France. 1996-03 |
|
|
|
|
J. L. Barreda, P. Sánchez, E. Villar
"Current fault modeling in VITAL"
VHDL International User´s Forum. Santa Clara, CA, USA. 1996-02 |
|
|
|
| 1995 |
|
I. Hidalgo, P. Sánchez
"Técnica para simulación de fallos en un entorno VHDL"
Congreso de Diseño de Circuitos Integrados y Sistemas (DCIS95). Zaragoza. 1995-11 |
|
|
|
|
V. Fernández, P. Sánchez
"Síntesis de alto nivel para scan parcial"
Actas del Congreso de Diseño de Circuitos Integrados y Sistemas. Zaragoza. 1995-11 |
|
|
|
|
V. Fernández, P. Sánchez, E. Villar
"A Novel High-Level Allocation Technique for Test"
Fourth Annual Atlantic Test Workshop. Corsica, France. 1995-07 |
|
|
|
|
E. Villar, P. Sánchez
"CAD tools for synthesis"
proc. of the IEEE International Synposium on Industrial Electronics, ISIE'95, Athens, Greece. 1995-07 |
|
|
|
|
V. Fernández, P. Sánchez, E. Villar
"Partial Scan High-Level Synthesis Strategy"
Second International Test Synthesis Workshop. Santa Barbara, CA (USA). 1995-05 |
|
|
|
|
J. L. Barreda, I. Hidalgo, V. Fernández, P. Sánchez, E. Villar
"Fault Modeling in VITAL"
Proceedings of the Workshop on Libraries, Component Modeling, and Quality Assurance. Nantes, France. 1995-04 |
|
|
|
|
P. Sánchez, E. Villar
"Docencia del VHDL: Experiencia en la E.T.S.I. Industriales y de Telecomunicación de la Universidad de Cantabria"
Jornadas de Tecnología Electrónica JTEC95. Las Palmas. 1995-02 |
|
|
|
| 1994 |
|
V. Fernández, P. Sánchez, Marta García, E. Villar
"Fault Modeling and Injection in VITAL Descriptions"
Proceedings of the Third Annual Atlantic Test Workshop, Nimes, France. 1994-06 |
|
|
|
|
V. Fernández, P. Sánchez, E. Villar
"High Level Synthesis Guided by Testability Measures"
First International Test Synthesis Workshop, Santa Barbara, CA (USA). 1994-05 |
|
|
|
| 1993 |
|
F. Azcondo, P. Sánchez, Juan Peire
"Frequency Correction and Frequency Locked Loop for a Microcomputer - Compensated Crystal Oscillator"
Proc. of the IEEE Industrial Electronics Conference IECON’93, pp. 1979-1984. 1993-11 |
|
|
|
|
V. Fernández, P. Sánchez, E. Villar
"Síntesis de alto nivel con criterios de testabilidad"
VIII Congreso de Diseño de Circuitos Integrados, Málaga. 1993-11 |
|
|
|
|
E. Villar, P. Sánchez, V. Fernández
"High Level Synthesis with Testability Criteria"
2nd IEEE Annual Atlantic Test Workshop, Hanover, USA. 1993-06 |
|
|
|
| 1992 |
|
V. Fernández, Marta García, Irene Rivera, Javier Martín, P. Sánchez
"Mezclador integrado de señales de vídeo no sincronizadas"
VII Congreso de Diseño de Circuitos Integrados, Toledo. 1992-11 |
|
|
|
|
|
